A New Approach to Simultaneous Bu er Insertion and Wire Sizing Chris

نویسندگان

  • Chris C. N. Chu
  • D. F. Wong
چکیده

In this paper, we present a completely new approach to the problem of delay minimization by simultaneous bu er insertion and wire sizing for a wire. We show that the problem can be formulated as a convex quadratic program, which is known to be solvable in polynomial time. Nevertheless, we explore some special properties of our problem and derive an optimal and very e cient algorithm to solve the resulting program. Given m bu ers and a set of n discrete choices of wire width, the running time of our algorithm is O(mn) and is independent of the wire length in practice. For example, an instance of 100 bu ers and 100 choices of wire width can be solved in 3 seconds. Besides, our formulation is so versatile that it is easy to consider other objectives like wire area or power dissipation, or to add constraints to the solution. Also, wire capacitance lookup tables, or very general wire capacitance models which can capture area capacitance, fringing capacitance, coupling capacitance, etc. can be used.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A New Approach to Simultaneous Bu er Insertion and Wire Sizing

In this paper, we present a completely new approach to the problem of delay minimization by simultaneous bu er insertion and wire sizing for a wire. We show that the problem can be formulated as a convex quadratic program, which is known to be solvable in polynomial time. Nevertheless, we explore some special properties of our problem and derive an optimal and very e cient algorithm to solve th...

متن کامل

A Polynomial Time Optimal Algorithm for Simultaneous Bu er and Wire Sizing

An interconnect joining a source and a sink is divided into xed length uniform width wire segments and some adjacent segments have bu ers in between The problem we considered is to simultaneously size the bu ers and the segments so that the Elmore delay from the source to the sink is minimized Previously no polynomial time al gorithm for the problem has been reported in literature In this paper...

متن کامل

Bu ered Steiner Tree Construction with Wire Sizing for Interconnect Layout Optimization

This paper presents an e cient algorithm for bu ered Steiner tree construction with wire sizing. Given a source and n sinks of a signal net, with given positions and a required arrival time associated with each sink, the algorithm nds a Steiner tree with bu er insertion and wire sizing so that the required arrival time (or timing slack) at the source is maximized. The unique contribution of our...

متن کامل

Algorithms for non-Hanan-based optimization for VLSI interconnectunder a higher-order AWE model

To improve the performance of critical nets where both timing and wire resources are stringent, we integrate bu er insertion and driver sizing separately with non-Hanan optimization and propose two algorithms: BINO (simultaneous Bu er Insertion and Non-Hanan Optimization) and FAR-DS (Full-plane AWE Routing with Driver Sizing). For BINO, we consider the realistic situation that bu er locations a...

متن کامل

Interconnect Delay Estimation Models for Synthesis and Design Planning

In this paper we develop a set of interconnect delay estimation models with consideration of various layout optimizations, including optimal wire-sizing (OWS), simultaneous driver and wire sizing (SDWS), and simultaneous bu er insertion/sizing and wire sizing (BISWS). These models have been tested on a wide range of parameters and shown to have about 90% accuracy on average compared with those ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1997